


## FIG. 1A PRIOR ART




## FIG. 1B PRIOR ART



## FIG. 2A PRIOR ART



## FIG. 2B PRIOR ART



N N 25.1 VT CROSS-CONNECTING PART 23 Z¥S D. STS CROSS-CONNECTING PART × 20 2 BRANCH POINT **^ 24** TRANSMISSION DEVICE Z L

PRIOR ART

FIG. 4 PRIOR ART






FIG. 5 PRIOR ART




CPU  $\sim$  75  $\sim$  76 PSW CONTROL PART WTR CONTROL REGISTER SEL PRIOR ART ALM NOTIFICATION -REGISTER ဖ ALM DETECTION PART 7 PART NON-DEF 岁 DEFAULT SIDE — NON-DEFAULT SIDE-DATA ~ - 78

FIG. 7 PRIOR ART




812 <u>8</u> 8 L N Y Z I N F SYSTEM CLOCK  $\sim$  100 **6**6 94 PULSE GENERATING PART PLL PRIOR ARI COMMON PART <u>}</u> 88  $\sim 92_2$ \_ 92<sub>n</sub>  $\sim 92_1$ POINTER PART POINTER PART POINTER  $\infty$ ~ 80 2 ຂູ 82 **8** 8 F | G. 뉟 **~8**8 ळू ¥ PULSE GENERATING PART STS FRAME GENERATING PART I Z

FIG. 9 PRIOR ART



F I G. 11







FIG. 12



F | G. 13

